

September 1986 Revised February 2000

DM7445 BCD to Decimal Decoders/Drivers

General Description

These BCD-to-decimal decoders/drivers consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of BCD input logic ensures that all outputs remain OFF for all invalid (10–15) binary input conditions. These decoders feature high-performance, NPN output transistors designed for use as indicator/relay drivers, or as open-collector logic-circuit drivers. The high-breakdown output transistors are compatible for interfacing with most MOS integrated circuits.


Features

- Full decoding of input logic
- 80 mA sink-current capability
- All outputs are off for invalid BCD input conditions

Ordering Code:

	Order Number	Package Number	Package Description
ı	DM7445	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Connection Diagram




Function Table

No.	Inputs			Inputs Outputs										
	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
1	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
2	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
3	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	н
4	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
6	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
7	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	н
8	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	н
9	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
Τ	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
N	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
V	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
Α	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
1	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
D														

H = HIGH Level (OFF) L = LOW Level (ON)

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage Input Voltage Output Voltage

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

7V the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. Note 1: The "Absolute Maximum Ratings" are those values beyond which 30V The "Recommended Operating Conditions" table will define the conditions

0°C to +70°C

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
V _{OH}	HIGH Level Output Voltage			30	V
I _{OL}	LOW Level Output Current			20	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -12 mA			-1.5	V
I _{CEX}	HIGH Level	V _{CC} = Min, V _O = 30V			250	ωA
	Output Current	V _{IL} = Max, V _{IH} = Min			230	
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max		0.2	0.4	v
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$		0.2		
		I _{OL} = 80 mA		0.5 0.9]
		V _{CC} = Min				
I ₁	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	αA
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
Icc	Supply Current	V _{CC} = Max (Note 3)		43	70	mA

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 3: I_{CC} is measured with all inputs grounded and all outputs OPEN.

Switching Characteristics

at $V_{CC} = 5V$ and $T_{\Delta} = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$C_L = 15 \text{ pF}$ $R_L = 100\Omega$		49.5	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output			49.5	ns

Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)**16 15 14 13 12 11 10** 9 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 2 3 4 5 6 7 8 IDENT IDENT 1 2 _ OPTION 01 OPTION 02 0.130 ± 0.005 (3.302 ± 0.127) 4º TYP 0.300 - 0.320 (1.651)OPTIONAL (7.620 - 8.128)0.145 - 0.200 (3.683 - 5.080)95° ± 5° 0.008 = 0.016 (0.203 = 0.406) TYP 90°±4° TYP 0.020 0.280 (7.112) MIN MIN (0.508)0.125 - 0.150 (3.175 - 3.810) (0.762 ± 0.381) $\frac{0.014 - 0.023}{(0.356 - 0.584)}$ 0.100 ± 0.010 (0.325 +0.040 -0.015 (2.540 ± 0.254) 0.050 ± 0.010 N16E (REV F) (1.270 ± 0.254)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com